Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

SCB.ICSR.VECTACTIVE is RES0 on armv8m-baseline w/o halting debug #456

Open
taralx opened this issue Dec 24, 2022 · 0 comments
Open

SCB.ICSR.VECTACTIVE is RES0 on armv8m-baseline w/o halting debug #456

taralx opened this issue Dec 24, 2022 · 0 comments
Labels
O-Armv8-M Target: Armv8-M

Comments

@taralx
Copy link

taralx commented Dec 24, 2022

I know it's a weird combo (no halting debug is rare), but if we read this from IPSR instead of ICSR we avoid the problem altogether.

let irqn = unsafe { (core::ptr::read_volatile(SCB_ICSR) & 0x1FF) as i16 - 16 };

@newAM newAM added the O-Armv8-M Target: Armv8-M label Jun 30, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
O-Armv8-M Target: Armv8-M
Projects
None yet
Development

No branches or pull requests

2 participants