{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"PeakRDL-Markdown","owner":"SystemRDL","isFork":false,"description":"Markdown exporter for the PeakRDL toolchain","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":3,"starsCount":2,"forksCount":7,"license":"GNU General Public License v3.0","participation":[0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-16T17:27:38.048Z"}},{"type":"Public","name":"systemrdl-compiler","owner":"SystemRDL","isFork":false,"description":"SystemRDL 2.0 language compiler front-end","allTopics":["asic","fpga","eda","csr","registers","systemrdl","register-descriptions","systemrdl-compiler","hardware-description-language","design-automation","register-description-language"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":2,"issueCount":12,"starsCount":226,"forksCount":64,"license":"MIT License","participation":[0,0,9,0,2,0,2,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T22:47:49.335Z"}},{"type":"Public","name":"PeakRDL","owner":"SystemRDL","isFork":false,"description":"Control and status register code generator toolchain","allTopics":["asic","fpga","eda","verilog","csr","command-line-tool","systemverilog","uvm","registers","axi","amba","apb","register-descriptions","systemrdl-compiler","hardware-description-language","uvm-register-model"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":7,"starsCount":88,"forksCount":22,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T22:18:04.739Z"}},{"type":"Public","name":"PeakRDL-ipxact","owner":"SystemRDL","isFork":false,"description":"Import and export IP-XACT XML register models","allTopics":["asic","fpga","eda","ip-xact","register-descriptions","systemrdl-compiler","ipxact"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":3,"starsCount":32,"forksCount":11,"license":"GNU General Public License v3.0","participation":[0,0,0,0,0,2,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T22:17:51.880Z"}},{"type":"Public","name":"pygments-systemrdl","owner":"SystemRDL","isFork":false,"description":"SystemRDL lexer for Pygments syntax highlighting","allTopics":["syntax-highlighting","documentation","systemrdl","pygments"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":0,"starsCount":1,"forksCount":2,"license":"GNU General Public License v3.0","participation":[0,0,0,0,0,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T22:17:49.941Z"}},{"type":"Public","name":"PeakRDL-html","owner":"SystemRDL","isFork":false,"description":"Generate address space documentation HTML from compiled SystemRDL input","allTopics":["documentation","asic","fpga","eda","documentation-generator","registers","design-automation","html","systemrdl-compiler"],"primaryLanguage":{"name":"JavaScript","color":"#f1e05a"},"pullRequestCount":2,"issueCount":8,"starsCount":46,"forksCount":15,"license":"GNU General Public License v3.0","participation":[0,0,0,1,0,2,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T22:17:49.396Z"}},{"type":"Public","name":"PeakRDL-uvm","owner":"SystemRDL","isFork":false,"description":"Generate UVM register model from compiled SystemRDL input","allTopics":["asic","fpga","eda","uvm","registers","uvm-ral-model","uvm-register-model"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":2,"issueCount":12,"starsCount":49,"forksCount":26,"license":"GNU General Public License v3.0","participation":[0,0,2,0,0,3,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-03T22:17:44.636Z"}},{"type":"Public","name":"PeakRDL-regblock","owner":"SystemRDL","isFork":false,"description":"Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.","allTopics":["asic","fpga","csr","systemverilog","registers","systemverilog-hdl","systemrdl","systemrdl-compiler"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":5,"issueCount":28,"starsCount":48,"forksCount":39,"license":"GNU General Public License v3.0","participation":[0,3,3,0,5,1,1,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,1,3,0,4,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-17T21:15:15.258Z"}},{"type":"Public","name":"PeakRDL-cheader","owner":"SystemRDL","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":3,"issueCount":7,"starsCount":8,"forksCount":10,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-03T08:04:39.844Z"}},{"type":"Public","name":"tree-sitter-systemrdl","owner":"SystemRDL","isFork":false,"description":"SystemRDL grammar for tree-sitter","allTopics":[],"primaryLanguage":{"name":"JavaScript","color":"#f1e05a"},"pullRequestCount":1,"issueCount":1,"starsCount":3,"forksCount":2,"license":"MIT License","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-12T18:57:40.577Z"}},{"type":"Public","name":"PeakRDL-systemrdl","owner":"SystemRDL","isFork":false,"description":"Convert a compiled register model into SystemRDL code.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":3,"starsCount":1,"forksCount":2,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-08T05:16:01.560Z"}},{"type":"Public","name":".github","owner":"SystemRDL","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-30T03:19:10.988Z"}},{"type":"Public","name":"vscode-systemrdl","owner":"SystemRDL","isFork":false,"description":"SystemRDL language support for VS Code","allTopics":["systemrdl","vscode-language"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":3,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-08-25T05:25:39.256Z"}},{"type":"Public","name":"PeakRDL-svd","owner":"SystemRDL","isFork":false,"description":"Import and export CMSIS-SVD register models","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":1,"starsCount":1,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-06-01T15:06:34.742Z"}},{"type":"Public","name":"atom-language-systemrdl","owner":"SystemRDL","isFork":false,"description":"SystemRDL language support for Atom","allTopics":[],"primaryLanguage":{"name":"JavaScript","color":"#f1e05a"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-07-25T08:51:04.321Z"}}],"repositoryCount":15,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"SystemRDL repositories"}