{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":33426511,"defaultBranch":"master","name":"qemu","ownerLogin":"cminyard","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2015-04-05T01:31:05.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/4389272?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1701912793.0","currentOid":""},"activityList":{"items":[{"before":"979f0073d788eff08f4712b27326770bd90051d7","after":"c93fc526bc2584fee12df0fdbbe7e76203ab14bc","ref":"refs/heads/i2c-for-next","pushedAt":"2024-01-26T15:18:00.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"cminyard","name":"Corey Minyard","path":"/cminyard","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4389272?s=80&v=4"},"commit":{"message":"hw/i2c: smbus_slave: Reset state on reset\n\nIf a reset comes while the SMBus device is not in its idle state, it's\npossible for it to get confused on valid transactions post-reset.\n\nSigned-off-by: Joe Komlodi \nMessage-Id: <20240126005541.1839038-4-komlodi@google.com>\nSigned-off-by: Corey Minyard ","shortMessageHtmlLink":"hw/i2c: smbus_slave: Reset state on reset"}},{"before":"d451e32ce8e1eef1b7d05d9f532113e9618f1fc1","after":"34eac35f893664eb8545b98142e23d9954722766","ref":"refs/heads/master","pushedAt":"2024-01-11T14:00:07.000Z","pushType":"push","commitsCount":546,"pusher":{"login":"cminyard","name":"Corey Minyard","path":"/cminyard","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4389272?s=80&v=4"},"commit":{"message":"Merge tag 'pull-riscv-to-apply-20240110' of https://github.com/alistair23/qemu into staging\n\nRISC-V PR for 9.0\n\n* Make vector whole-register move (vmv) depend on vtype register\n* Fix th.dcache.cval1 priviledge check\n* Don't allow write mstatus_vs without RVV\n* Use hwaddr instead of target_ulong for RV32\n* Fix machine IDs QOM getters\\\n* Fix KVM reg id sizes\n* ACPI: Enable AIA, PLIC and update RHCT\n* Fix the interrupts-extended property format of PLIC\n* Add support for Zacas extension\n* Add amocas.[w,d,q] instructions\n* Document acpi parameter of virt machine\n* RVA22 profiles support\n* Remove group setting of KVM AIA if the machine only has 1 socket\n* Add RVV CSRs to KVM\n* sifive_u: Update S-mode U-Boot image build instructions\n* Upgrade OpenSBI from v1.3.1 to v1.4\n* pmp: Ignore writes when RW=01 and MML=0\n* Assert that the CSR numbers will be correct\n* Don't adjust vscause for exceptions\n* Ensure mideleg is set correctly on reset\n\n# -----BEGIN PGP SIGNATURE-----\n#\n# iQIzBAABCAAdFiEEaukCtqfKh31tZZKWr3yVEwxTgBMFAmWeW8kACgkQr3yVEwxT\n# gBMB3BAAtpb7dC/NqDOjo/LjGf81wYUnF0KcfJUIbuHEM9S03mKJEvngV/sUhg+A\n# fzsoJazijQZk2+Y02WLT/o+ppRDegb4P6n54Nn13xr024Dn2jf45+EKDLI+vtU5y\n# lhwp/LH3SEo2MM/Qr0njl8+jJ7W9adhZeK6x+NFaLaQJ291xupbcwEnScdv2bPAo\n# gvbM6yrfUoZ25MsQKIDGssozdGRwOD/keAT0q8C0gKDamqXBDrI80BOVhRms+uLm\n# R33DXsAegPKluJTa9gfaWFI0eK34WHXRvSIjE36nZlGNNgqLAVdM2/QozMVz4cKA\n# Ymz1nzqB9HeSn1pM4KCK/Y3LH89qLGWtyHYgldiDXA/wSyKajwkbXSWFOT9gPDqV\n# i+5BRDvU0zIeMIt+ROqNKgx1Hry6U2aycMNsdHTmygJbGEpiTaXuES5tt+LKsyHe\n# w/7a6wPd/kh9LQhXYQ4qbn7L534tWvn8zWyvKLZLxmYPcOn6SdjFbKWmk5ARky2W\n# sx9ojn9ANlYaLfzQ3TMRcIhWD6n8Si3KFNiQ3353E8xkRkyfu0WHyXAy8/kIc5UT\n# nScO2YD68XkdkcLF6uLUKuGiVZXFWXRY1Ttz9tvEmBckVsg6TIkoMONHeUWNP7ly\n# A0bJwN5qEOk6XIYKHWwX5UzvkcfUpOb5VmuLuv3gRoNX0A7/+fc=\n# =5K9J\n# -----END PGP SIGNATURE-----\n# gpg: Signature made Wed 10 Jan 2024 08:56:41 GMT\n# gpg: using RSA key 6AE902B6A7CA877D6D659296AF7C95130C538013\n# gpg: Good signature from \"Alistair Francis \" [unknown]\n# gpg: WARNING: This key is not certified with a trusted signature!\n# gpg: There is no indication that the signature belongs to the owner.\n# Primary key fingerprint: 6AE9 02B6 A7CA 877D 6D65 9296 AF7C 9513 0C53 8013\n\n* tag 'pull-riscv-to-apply-20240110' of https://github.com/alistair23/qemu: (65 commits)\n target/riscv: Ensure mideleg is set correctly on reset\n target/riscv: Don't adjust vscause for exceptions\n target/riscv: Assert that the CSR numbers will be correct\n target/riscv: pmp: Ignore writes when RW=01 and MML=0\n roms/opensbi: Upgrade from v1.3.1 to v1.4\n docs/system/riscv: sifive_u: Update S-mode U-Boot image build instructions\n target/riscv/kvm: add RVV and Vector CSR regs\n target/riscv/kvm: do PR_RISCV_V_SET_CONTROL during realize()\n linux-headers: riscv: add ptrace.h\n linux-headers: Update to Linux v6.7-rc5\n target/riscv/kvm.c: remove group setting of KVM AIA if the machine only has 1 socket\n target/riscv: add rva22s64 cpu\n target/riscv: add RVA22S64 profile\n target/riscv: add 'parent' in profile description\n target/riscv: add satp_mode profile support\n target/riscv/cpu.c: add riscv_cpu_is_32bit()\n target/riscv/cpu.c: finalize satp_mode earlier\n target/riscv: add priv ver restriction to profiles\n target/riscv: implement svade\n target/riscv: add 'rva22u64' CPU\n ...\n\nSigned-off-by: Peter Maydell ","shortMessageHtmlLink":"Merge tag 'pull-riscv-to-apply-20240110' of https://github.com/alista…"}},{"before":"79b677d658d3d35e1e776826ac4abb28cdce69b8","after":"d451e32ce8e1eef1b7d05d9f532113e9618f1fc1","ref":"refs/heads/master","pushedAt":"2023-12-07T01:35:02.000Z","pushType":"push","commitsCount":8019,"pusher":{"login":"cminyard","name":"Corey Minyard","path":"/cminyard","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4389272?s=80&v=4"},"commit":{"message":"Merge tag 'pull-ufs-20231205' of https://gitlab.com/jeuk20.kim/qemu into staging\n\nufs fixes for 8.2\n\n# -----BEGIN PGP SIGNATURE-----\n#\n# iQIzBAABCgAdFiEEUBfYMVl8eKPZB+73EuIgTA5dtgIFAmVurjcACgkQEuIgTA5d\n# tgLWVBAAkzus4nN2+Z0H23VUmeBPCLPFXRSkK8mOWC3ymbX3kiy/IjgM7Ept6QWA\n# btssTf3YEeDtycgbrb5GZ4kEfKThDN7bbGRHvCW5bjwkyLQN1Ys2K61CTRX0VhSi\n# U4HDE3gCm+LpO28BuV/1KunlSH4TWjt76AB6YG5PuyzSH+AbC8yY7m+VSJTmCw1k\n# cZv0TQ+9lqWc4C6ziETV8UqhhltBmd/57P3xFDKhYNl0EtzxnKGSZ2szzWqE7guY\n# DsmTlfB5bnkYPE51xxTcJnRj907utNrIfa2kbu9wXU/GuPuEf9QkDo1Dt3t1Z0Zm\n# OZPkloXC2eNufVcGYVJa2PylRjwFlg01IuhYmlhsgerg5LZz2RIyrWM61JTONF2J\n# 6EvO89e2S3XpBbnl2ugf2rMIdW1tlLSWhnLZD+jZzOu+V2TeLm6/onHWCVQ02sLr\n# ddDVpf2djvUsmRvcBBYlI40FcC9Wt828Spm+wkRsGHC+VbAg2al6jRNXyJ2LWeiS\n# wGsAwRV6XhQz996uMOWTA7jEsAawHUFgYCsH4bgiqiWEn+FblufY2iicRxY4ZsJA\n# GXpvxGoUHWE8e0XjXG1BnRFo2Q5ns9SRl5gx5X7rcmIKUGGCh3ZI72zfeVgCjm7b\n# 5/CV/YzKuCRWJCYcORguli1GVuPO01FJrBloTJc0OSaDAtZL2Mg=\n# =o2kr\n# -----END PGP SIGNATURE-----\n# gpg: Signature made Mon 04 Dec 2023 23:59:35 EST\n# gpg: using RSA key 5017D831597C78A3D907EEF712E2204C0E5DB602\n# gpg: Good signature from \"Jeuk Kim \" [unknown]\n# gpg: aka \"Jeuk Kim \" [unknown]\n# gpg: WARNING: This key is not certified with a trusted signature!\n# gpg: There is no indication that the signature belongs to the owner.\n# Primary key fingerprint: 5017 D831 597C 78A3 D907 EEF7 12E2 204C 0E5D B602\n\n* tag 'pull-ufs-20231205' of https://gitlab.com/jeuk20.kim/qemu:\n hw/ufs: avoid generating the same ID string for different LU devices\n\nSigned-off-by: Stefan Hajnoczi ","shortMessageHtmlLink":"Merge tag 'pull-ufs-20231205' of https://gitlab.com/jeuk20.kim/qemu i…"}},{"before":"e70d9262d99663765c38c1b720f8c95bd2eb54b8","after":"979f0073d788eff08f4712b27326770bd90051d7","ref":"refs/heads/i2c-for-next","pushedAt":"2023-12-06T14:24:00.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"cminyard","name":"Corey Minyard","path":"/cminyard","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4389272?s=80&v=4"},"commit":{"message":"hw/i2c: add pca9543 i2c-mux switch\n\nAdd pca9543 2-channel i2c-mux switch support.\n\nSigned-off-by: Potin Lai \nReviewed-by: Patrick Venture \nMessage-Id: <20231113063156.2264941-1-potin.lai.pt@gmail.com>\nSigned-off-by: Corey Minyard ","shortMessageHtmlLink":"hw/i2c: add pca9543 i2c-mux switch"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyNC0wMS0yNlQxNToxODowMC4wMDAwMDBazwAAAAPp_Lzc","startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wMS0yNlQxNToxODowMC4wMDAwMDBazwAAAAPp_Lzc","endCursor":"Y3Vyc29yOnYyOpK7MjAyMy0xMi0wNlQxNDoyNDowMC4wMDAwMDBazwAAAAPCxs-Q"}},"title":"Activity · cminyard/qemu"}