{"payload":{"header_redesign_enabled":false,"results":[{"id":"253298685","archived":false,"color":"#3572A5","followers":88,"has_funding_file":false,"hl_name":"SystemRDL/PeakRDL","hl_trunc_description":"Control and status register code generator toolchain","language":"Python","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":253298685,"name":"PeakRDL","owner_id":34721754,"owner_login":"SystemRDL","updated_at":"2024-09-03T22:18:04.739Z","has_issues":true}},"sponsorable":false,"topics":["asic","fpga","eda","verilog","csr","command-line-tool","systemverilog","uvm","registers","axi","amba","apb","register-descriptions","systemrdl-compiler","hardware-description-language","uvm-register-model"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":83,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASystemRDL%252FPeakRDL%2B%2Blanguage%253APython","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/SystemRDL/PeakRDL/star":{"post":"_rci2nk8zLrHddN3wBdQXCYcpUqtmOCPbx3P8C0ekAz8f9aP6YZt1lIUI-Wp6gm0oo7yR3YBuzJ0M3oqZnZ0eA"},"/SystemRDL/PeakRDL/unstar":{"post":"mp2B4_gh-NBRCNjgPjs45zxCwRpoM8PsXNu8Li_tVncxzZcJhYMrMUc7GW6La_At14AL1lWy9stwnxw5EuNrCQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"pSFlu5JoIwsudJzCsS2VWcUf_iAGKtk5brEeGFCq8dHyzjvFmN1VlSkVw6Li7SDOPQJ2m5uN1GdVvUK8d1VLxA"}}},"title":"Repository search results"}